of field programmable gate arrays
3) Antifuse Radiation Effects
The RHI280 and the RHI020, as mentioned above, have thicker antifuses than their commercial/military cousins. The increased voltage margin for rupture can be seen in Figure  4 , where positive voltage margin is shown for ions with an LET less than 37 MeV-cm2/Ing. Figure  5 summarizes these antifuses' performance as a flmction of electric field strength.
One important result is the two points shown for the RHI020 (prototype) at an LET of 37 MeV-cm2/mg. Here, a single antifuse broke at a substantially lower voltage than any of the Note:
Two processes were used for this 3.3V 
Process
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Iodine irradiation (LET-60 MeV-cm2/mg) at Vcc -5.5 VDC and using Ice as a figure of merit (a good first order approximation), it is ,seen that the RH series of devices have superior performance to that of the thinner commercial/ military parts. Figure 6 shows a current strip chart for an A 1280A, an RH 1020 prototype, and an RH 1280.
We used two different technology development metal-tometal amorphous silicon antifuses designed for 3.3 VDC FPGA applications; each of these antifuses used a different material and recipe.
One antifuse ( Figure  9 . Another example of epi parts latching is shown in Figure   10 for the new A3200DX family, which is derived from the familiar Act 2 devices and are produced on a 0.6 I.tm epitaxial process from the Chartered foundry.
10-4 lO-S
Two lots of A32200DX failed at approximately 4 krads (Si) or less. Sample data is shown in Figure I 1 1.2 and 1.0 p.m A I280(A) devices have migrated to the AI280XL family, fabricated in 0.8 and 0.6 pm feature sizes, with production moved to Winbond and Chartered.
While AI280A devices are typically 'good' (Ice less than 6 mA) to approximately 6-7 krads (Si), TID testing showed inferior performance of the XL series devices, with a capability of 4 krads (Si) or less. Figure 12 shows the performance of the AI280XL with 196 MeV protons; these devices failed at less than 3 krads (Si). Observed total dose performance is summarized in Table 3 . Several studies were performed to determine the affect of design and process on total dose capability of commercial parts and gain additional insight into the devices' total dose limitation. These studies are continuing and will be reported in a future paper. Figure  13 . However, a 0.6 p.m technology
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3) Proton Susceptibility and Analysis
For many low earth orbiting satellites, sensitivity to protons is a major system design issue. Table 4 Figure 15 , the performance of the A I280A varies widely, depending on stored state; these curves are for a Vcc -5.0VDC.
The TD device, operating at Vcc -3.0VDC, has superior performance to the "non-balanced" version.
A similar effect can be seen with a 'routed' flip-flop design. Figure  16 shows A1280A performance and the effect of state; also plotted is the QYH580 that is constructed with connections going through the routing network in the channeled architecture and the flipflop is a balanced, symmetrical design.
Here, the 0.8 pm Our technology development vehicle was fabricated both on I0 l_m and 2 l.tm epi substrates. While initial simulations indicated that there would be little to no gain at a Vcc of 3.0 VDC, performance measurements showed a consistent benefit to the 2 i_m epi device.
Another factor is the trend to lower supply voltages.
As the density and operating speed of devices continues to increase, power dissipation will become a limiting factor for many designs.
Consequently, designers are moving to lower voltages, typically Vcc-3.3VDC since power is a function of the square of the operating voltage. Figure  17 shows the SEll performance change for the QYH580.
Note for this device, the SEU threshold is still approximately 28 MeV-cm2/mg at Vcc-3.3 volts, acceptable for many applications without having to resort to techniques such as triple modular redundancy (TMR) [I, 7]. 
4) Logic Upset
Logic upset is defined as a transient pulse from a single ion strike.
This can occur in combinational circuits or the output of a flip-flop that doesn't change state (which would make it an SEU).
Logic upset has been observed in some FPGAs.
This includes clock upset in the 2.0 I. 
